

new/usr/src/uts/i86pc/io/pcplusmp/apic_common.c

1

```
*****
44505 Tue Jan  7 18:43:36 2014
new/usr/src/uts/i86pc/io/pcplusmp/apic_common.c
4443 apic_intrmap_init comment could use an update
*****
_____unchanged_portion_omitted_____
1497 void
1498 apic_intrmap_init(int apic_mode)
1499 {
1500     int suppress_brdcst_eoi = 0;
1502     if (psm_vt_ops != NULL) {
1503         * Intel Software Developer's Manual 3A, 10.12.7:
1504         *
1505         * Routing of device interrupts to local APIC units operating in
1506         * x2APIC mode requires use of the interrupt-remapping architecture
1507         * specified in the Intel Virtualization Technology for Directed
1508         * I/O, Revision 1.3. Because of this, BIOS must enumerate support
1509         * for and software must enable this interrupt remapping with
1510         * Extended Interrupt Mode Enabled before it enabling x2APIC mode in
1511         * the local APIC units.
1512         *
1513         *
1514         * In other words, to use the APIC in x2APIC mode, we need interrupt
1515         * remapping. Since we don't start up the IOMMU by default, we
1516         * won't be able to do any interrupt remapping and therefore have to
1517         * use the APIC in traditional 'local APIC' mode with memory mapped
1518         * I/O.
1519         * Since X2APIC requires the use of interrupt remapping
1520         * (though this is not documented explicitly in the Intel
1521         * documentation (yet)), initialize interrupt remapping
1522         * support before initializing the X2APIC unit.
1523     }
1524     if (psm_vt_ops != NULL) {
1525 #endif /* ! codereview */
1526         if (((apic_intrmap_ops_t *)psm_vt_ops)->
1527             apic_intrmap_init(apic_mode) == DDI_SUCCESS) {
1528             apic_vt_ops = psm_vt_ops;
1529             /*
1530             * We leverage the interrupt remapping engine to
1531             * suppress broadcast EOI; thus we must send the
1532             * directed EOI with the directed-EOI handler.
1533             */
1534             if (apic_directed_EOI_supported() == 0) {
1535                 suppress_brdcst_eoi = 1;
1536             }
1537             apic_vt_ops->apic_intrmap_enable(suppress_brdcst_eoi);
1538             if (apic_detect_x2apic()) {
1539                 apic_enable_x2apic();
1540             }
1541             if (apic_directed_EOI_supported() == 0) {
1542                 apic_set_directed_EOI_handler();
1543             }
1544         }
1545     }
1546 }
1547 }
1548 }

1550 /*ARGSUSED*/
```

new/usr/src/uts/i86pc/io/pcplusmp/apic_common.c

2

```
1551 static void
1552 apic_record_ioapic_rdt(void *intrmap_private, ioapic_rdt_t *irdt)
1553 {
1554     irdt->ir_hi <= APIC_ID_BIT_OFFSET;
1555 }
1556 /*ARGSUSED*/
1557 static void
1558 apic_record_msi(void *intrmap_private, msi_regs_t *mregs)
1559 {
1560     mregs->mr_addr = MSI_ADDR_HDR |
1561         (MSI_ADDR_RH_FIXED << MSI_ADDR_RH_SHIFT) |
1562         (MSI_ADDR_DM_PHYSICAL << MSI_ADDR_DM_SHIFT) |
1563         (mregs->mr_addr << MSI_ADDR_DEST_SHIFT);
1564     mregs->mr_data = (MSI_DATA_TM_EDGE << MSI_DATA_TM_SHIFT) |
1565     mregs->mr_data;
1566 }
1567 */
1568 /*
1569  * Functions from apic_introp.c
1570  *
1571  * Those functions are used by apic_intr_ops().
1572 */
1573 */
1574 /*
1575  * MSI support flag:
1576  * reflects whether MSI is supported at APIC level
1577  * it can also be patched through /etc/system
1578  *
1579  * 0 = default value - don't know and need to call apic_check_msi_support()
1580  * to find out then set it accordingly
1581  * 1 = supported
1582  * -1 = not supported
1583 */
1584 int apic_support_msi = 0;
1585
1586 /* Multiple vector support for MSI-X */
1587 int apic_msix_enable = 1;
1588
1589 /* Multiple vector support for MSI */
1590 int apic_multi_msi_enable = 1;
1591
1592 /*
1593  * check whether the system supports MSI
1594  *
1595  * If PCI-E capability is found, then this must be a PCI-E system.
1596  * Since MSI is required for PCI-E system, it returns PSM_SUCCESS
1597  * to indicate this system supports MSI.
1598 */
1599 int
1600 apic_check_msi_support()
1601 {
1602     dev_info_t *cdip;
1603     char dev_type[16];
1604     int dev_len;
1605
1606     DDI_INTR_IMPLDBG((CE_CONT, "apic_check_msi_support:\n"));
1607
1608     /*
1609      * check whether the first level children of root_node have
1610      * PCI-E capability
1611      */
1612     for (cdip = ddi_get_child(ddi_root_node()); cdip != NULL;
1613          cdip = ddi_get_next_sibling(cdip)) {
1614
1615         DDI_INTR_IMPLDBG((CE_CONT, "apic_check_msi_support: cdip: 0x%p,\n"
```

```

1617         " driver: %s, binding: %s, nodename: %s\n", (void *)cdip,
1618         ddi_driver_name(cdip), ddi_binding_name(cdip),
1619         ddi_node_name(cdip)));
1620     dev_len = sizeof (dev_type);
1621     if (ddi_getlongprop_buf(DDI_DEV_T_ANY, cdip, DDI_PROP_DONTPASS,
1622         "device_type", (caddr_t)dev_type, &dev_len)
1623         != DDI_PROP_SUCCESS)
1624         continue;
1625     if (strcmp(dev_type, "pciex") == 0)
1626         return (PSM_SUCCESS);
1627 }
1628 /* MSI is not supported on this system */
1629 DDI_INTR_IMPLDBG((CE_CONT, "apic_check_msi_support: no 'pciex' "
1630     "device_type found\n"));
1631 return (PSM_FAILURE);
1632 }

1633 */
1634 * apic_pci_msi_unconfigure:
1635 *
1636 * This and next two interfaces are copied from pci_intr_lib.c
1637 * Do ensure that these two files stay in sync.
1638 * These needed to be copied over here to avoid a deadlock situation on
1639 * certain mp systems that use MSI interrupts.
1640 *
1641 * IMPORTANT regards next three interfaces:
1642 * i) are called only for MSI/X interrupts.
1643 * ii) called with interrupts disabled, and must not block
1644 */
1645 void
1646 apic_pci_msi_unconfigure(dev_info_t *rdip, int type, int inum)
1647 {
1648     ushort_t          msi_ctrl;
1649     int               cap_ptr = i_ddi_get_msi_msix_cap_ptr(rdpd);
1650     ddi_acc_handle_t handle = i_ddi_get_pci_config_handle(rdpd);
1651
1652     ASSERT((handle != NULL) && (cap_ptr != 0));
1653
1654     if (type == DDI_INTR_TYPE_MSI) {
1655         msi_ctrl = pci_config_get16(handle, cap_ptr + PCI_MSI_CTRL);
1656         msi_ctrl &= (~PCI_MSI_MME_MASK);
1657         pci_config_put16(handle, cap_ptr + PCI_MSI_CTRL, msi_ctrl);
1658         pci_config_put32(handle, cap_ptr + PCI_MSI_ADDR_OFFSET, 0);
1659
1660         if (msi_ctrl & PCI_MSI_64BIT_MASK) {
1661             pci_config_put16(handle,
1662                 cap_ptr + PCI_MSI_64BIT_DATA, 0);
1663             pci_config_put32(handle,
1664                 cap_ptr + PCI_MSI_ADDR_OFFSET + 4, 0);
1665         } else {
1666             pci_config_put16(handle,
1667                 cap_ptr + PCI_MSI_32BIT_DATA, 0);
1668         }
1669
1670     } else if (type == DDI_INTR_TYPE_MSIX) {
1671         uintptr_t          off;
1672         uint32_t          mask;
1673         ddi_intr_msix_t *msix_p = i_ddi_get_msix(rdpd);
1674
1675         ASSERT(msix_p != NULL);
1676
1677         /* Offset into "inum"th entry in the MSI-X table & mask it */
1678         off = (uintptr_t)msix_p->msix_tbl_addr + (inum *
1679             PCI_MSIX_VECTOR_SIZE) + PCI_MSIX_VECTOR_CTRL_OFFSET;
1680
1681     }
1682 }

```

```

1683         mask = ddi_get32(msix_p->msix_tbl_hdl, (uint32_t *)off);
1684
1685         ddi_put32(msix_p->msix_tbl_hdl, (uint32_t *)off, (mask | 1));
1686
1687         /* Offset into the "inum"th entry in the MSI-X table */
1688         off = (uintptr_t)msix_p->msix_tbl_addr +
1689             (inum * PCI_MSIX_VECTOR_SIZE);
1690
1691         /* Reset the "data" and "addr" bits */
1692         ddi_put32(msix_p->msix_tbl_hdl,
1693             (uint32_t *)off + PCI_MSIX_DATA_OFFSET, 0);
1694         ddi_put64(msix_p->msix_tbl_hdl, (uint64_t *)off, 0);
1695     }
1696 }

1697 */
1698 * apic_pci_msi_disable_mode:
1699 */
1700 void
1701 apic_pci_msi_disable_mode(dev_info_t *rdip, int type)
1702 {
1703     ushort_t          msi_ctrl;
1704     int               cap_ptr = i_ddi_get_msi_msix_cap_ptr(rdpd);
1705     ddi_acc_handle_t handle = i_ddi_get_pci_config_handle(rdpd);
1706
1707     ASSERT((handle != NULL) && (cap_ptr != 0));
1708
1709     if (type == DDI_INTR_TYPE_MSI) {
1710         msi_ctrl = pci_config_get16(handle, cap_ptr + PCI_MSI_CTRL);
1711         if (!(msi_ctrl & PCI_MSI_ENABLE_BIT))
1712             return;
1713
1714         msi_ctrl &= ~PCI_MSI_ENABLE_BIT; /* MSI disable */
1715         pci_config_put16(handle, cap_ptr + PCI_MSI_CTRL, msi_ctrl);
1716
1717     } else if (type == DDI_INTR_TYPE_MSIX) {
1718         msi_ctrl = pci_config_get16(handle, cap_ptr + PCI_MSIX_CTRL);
1719         if (msi_ctrl & PCI_MSIX_ENABLE_BIT) {
1720             msi_ctrl &= ~PCI_MSIX_ENABLE_BIT;
1721             pci_config_put16(handle, cap_ptr + PCI_MSIX_CTRL,
1722                 msi_ctrl);
1723         }
1724     }
1725
1726 }

1727 uint32_t
1728 apic_get_localapicid(uint32_t cpuid)
1729 {
1730     ASSERT(cpuid < apic_nproc && apic_cpus != NULL);
1731
1732     return (apic_cpus[cpuid].aci_local_id);
1733 }
1734

1735 uchar_t
1736 apic_get_ioapicid(uchar_t ioapicindex)
1737 {
1738     ASSERT(ioapicindex < MAX_IO_APIC);
1739
1740     return (apic_io_id[ioapicindex]);
1741 }
1742

```